[SRU][K][PATCH 3/5] riscv: dts: microchip: update memory configuration for v2022.10
Emil Renner Berthing
emil.renner.berthing at canonical.com
Mon Oct 17 09:42:17 UTC 2022
From: Conor Dooley <conor.dooley at microchip.com>
BugLink: https://bugs.launchpad.net/bugs/1993148
In the v2022.10 reference design, the seg registers are going to be
changed, resulting in a required change to the memory map in Linux.
A small 4M reservation is made at the end of 32-bit DDR to provide some
memory for the HSS to use, so that it can cache its payload.bin between
reboots of a specific context.
Signed-off-by: Conor Dooley <conor.dooley at microchip.com>
(cherry picked from commit 6c1193301791d3fcc0ad9ff3b861a8216e00773b)
Signed-off-by: Emil Renner Berthing <emil.renner.berthing at canonical.com>
---
arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts | 15 +++++++++++++--
1 file changed, 13 insertions(+), 2 deletions(-)
diff --git a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts
index f3f87ed2007f..46210cb67de6 100644
--- a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts
+++ b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts
@@ -32,15 +32,26 @@ cpus {
ddrc_cache_lo: memory at 80000000 {
device_type = "memory";
- reg = <0x0 0x80000000 0x0 0x2e000000>;
+ reg = <0x0 0x80000000 0x0 0x40000000>;
status = "okay";
};
ddrc_cache_hi: memory at 1000000000 {
device_type = "memory";
- reg = <0x10 0x0 0x0 0x40000000>;
+ reg = <0x10 0x40000000 0x0 0x40000000>;
status = "okay";
};
+
+ reserved-memory {
+ #address-cells = <2>;
+ #size-cells = <2>;
+ ranges;
+
+ hss_payload: region at BFC00000 {
+ reg = <0x0 0xBFC00000 0x0 0x400000>;
+ no-map;
+ };
+ };
};
&core_pwm0 {
--
2.37.2
More information about the kernel-team
mailing list