APPLIED[B]/Cmnt: [SRU] [B/C/D] [PATCH 0/4] Fix AMD CPU MCE bug

[Kleber Souza]

On 03.07.19 09:23, Kai-Heng Feng wrote:
> BugLink: https://bugs.launchpad.net/bugs/1796443
> 
> [Impact]
> System doesn't boot without "mce=off".
> 
> [Fix]
> Quote from the commit log:
> "Clear the "Counter Present" bit in the Instruction Fetch bank's
> MCA_MISC0 register. This will prevent enabling MCA thresholding on this
> bank which will prevent the high interrupt rate due to this error."
> 
> [Test]
> The affected user reported these commits fix the issue.
> 
> [Regression Potential]
> Low. Upstream stable commits. I don't see any regression on my
> unaffected AMD systems.
> 
> Shirish S (2):
>   x86/MCE/AMD: Turn off MC4_MISC thresholding on all family 0x15 models
>   x86/MCE/AMD: Carve out the MC4_MISC thresholding quirk
> 
> Yazen Ghannam (2):
>   x86/MCE: Add an MCE-record filtering function
>   x86/MCE/AMD: Don't report L1 BTB MCA errors on some family 17h models
> 
>  arch/x86/kernel/cpu/mce/amd.c      | 62 ++++++++++++++++++++++++++++++
>  arch/x86/kernel/cpu/mce/core.c     | 38 ++++--------------
>  arch/x86/kernel/cpu/mce/genpool.c  |  3 ++
>  arch/x86/kernel/cpu/mce/internal.h |  9 +++++
>  drivers/edac/mce_amd.c             |  4 +-
>  5 files changed, 84 insertions(+), 32 deletions(-)
> 


Applied to bionic/master-next branch.

Please note that all commits targeted to Disco have already been applied
as part of LP: #1836614 ("Disco update: 5.0.18 upstream stable release")
and Cosmic is reaching EOL.



Thanks,
Kleber