[PATCH 3.13 139/212] clk: tegra: Fix wrong value written to PLLE_AUX
Kamal Mostafa
kamal at canonical.com
Tue Jun 17 21:43:53 UTC 2014
3.13.11.4 -stable review patch. If anyone has any objections, please let me know.
------------------
From: Tuomas Tynkkynen <ttynkkynen at nvidia.com>
commit d2c834abe2b39a2d5a6c38ef44de87c97cbb34b4 upstream.
The value written to PLLE_AUX was incorrect due to a wrong variable
being used. Without this fix SATA does not work.
Signed-off-by: Tuomas Tynkkynen <ttynkkynen at nvidia.com>
Tested-by: Mikko Perttunen <mperttunen at nvidia.com>
Reviewed-by: Thierry Reding <treding at nvidia.com>
Tested-by: Thierry Reding <treding at nvidia.com>
Acked-by: Thierry Reding <treding at nvidia.com>
Signed-off-by: Mike Turquette <mturquette at linaro.org>
[mturquette at linaro.org: improved changelog]
Signed-off-by: Kamal Mostafa <kamal at canonical.com>
---
drivers/clk/tegra/clk-pll.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/clk/tegra/clk-pll.c b/drivers/clk/tegra/clk-pll.c
index e09f09c..4c1d9bb 100644
--- a/drivers/clk/tegra/clk-pll.c
+++ b/drivers/clk/tegra/clk-pll.c
@@ -1594,7 +1594,7 @@ struct clk *tegra_clk_register_plle_tegra114(const char *name,
"pll_re_vco");
} else {
val_aux &= ~(PLLE_AUX_PLLRE_SEL | PLLE_AUX_PLLP_SEL);
- pll_writel(val, pll_params->aux_reg, pll);
+ pll_writel(val_aux, pll_params->aux_reg, pll);
}
clk = _tegra_clk_register_pll(pll, name, parent_name, flags,
--
1.9.1
More information about the kernel-team
mailing list