ACK: [PATCH] cpu/msr: skip MSR MCG_CTL (0x17b) for AMD CPUS
Colin Ian King
colin.king at canonical.com
Mon Nov 23 09:10:36 UTC 2020
On 09/10/2020 05:35, Alex Hung wrote:
> AMD CPU only report the extension MCA banks on CPU0.
>
> BugLink: https://bugs.launchpad.net/fwts/+bug/1897220
>
> Signed-off-by: Alex Hung <alex.hung at canonical.com>
> ---
> src/cpu/msr/msr.c | 2 ++
> 1 file changed, 2 insertions(+)
>
> diff --git a/src/cpu/msr/msr.c b/src/cpu/msr/msr.c
> index 3a8722c2..c4edc5b8 100644
> --- a/src/cpu/msr/msr.c
> +++ b/src/cpu/msr/msr.c
> @@ -270,7 +270,9 @@ static const msr_info AMD_MSRs[] = {
> { "MCG_CAP", 0x00000179, 0x0000000001ff0fffULL, NULL },
> */
> { "MCG_STATUS", 0x0000017a, 0xffffffffffffffffULL, NULL },
> + /* MCG_CTL differs in Ryzen 4000 series and probably later series
> { "MCG_CTL", 0x0000017b, 0xffffffffffffffffULL, NULL },
> + */
> { "MTRR_PHYSBASE0", 0x00000200, 0xffffffffffffffffULL, NULL },
> { "MTRR_PHYSMASK0", 0x00000201, 0xffffffffffffffffULL, NULL },
> { "MTRR_PHYSBASE1", 0x00000202, 0xffffffffffffffffULL, NULL },
>
Acked-by: Colin Ian King <colin.king at canonical.com>
More information about the fwts-devel
mailing list